library ieee;
use ieee.std_logic_1164.all;

entity ps2 is
 port (a, b, c, d :  in std_logic;
       f : out std_logic);
end ps2;

architecture behavioral of ps2 is
begin
	f <= (b and (not d)) xor (c nand (a or b));
end behavioral;